- 博客(0)
- 资源 (2)
- 收藏
- 关注
vmm_sv.pdf
Verification Method Manual for SystemVerilog. This is the guidline for using VMM to build testbench and improve simulation reusability.
2020-01-01
SD Spec (Part1, Part2, Part3, Part4)
SD Specification,包括Physical layer, File System, Security和Audio四个部分
2008-10-08
空空如也
TA创建的收藏夹 TA关注的收藏夹
TA关注的人