- 博客(0)
- 资源 (13)
- 收藏
- 关注
SystemVerilopg for Design - Sutherland.pdf
SystemVerilog 设计及建模,建议和绿皮 SystemVerilog 验证 一书搭配食用
2021-04-12
高性能以太网芯片 W5500 数据手册
W5500 是一款全硬件 TCP/IP 嵌入式以太网控制器,为嵌入式系统提供了更加简易的互联网连接方
案。 W5500 集成了 TCP/IP 协议栈, 10/100M 以太网数据链路层(MAC) 及物理层(PHY),使得
用户使用单芯片就能够在他们的应用中拓展网络连接。
2018-09-07
ALTERA MAX10 Family Overview
Altera’s MAX® 10 FPGAs revolutionize non-volatile integration by delivering advanced processing capabilities in a
low-cost, single chip small form factor programmable logic device. Building upon the single chip heritage of previous
MAX device families, densities range from 2K – 50KLE, using either single or dual power supplies. The MAX 10 FPGA
family encompasses both small packaging and high I/O pin count packages.
2018-09-07
Reference manual:STM32L100xx, STM32L151xx, STM32L152xx and STM32L162xx
This reference manual targets application developers. It provides complete information on
how to use the STM32L151xx, STM32L152xx and STM32L162xx and STM32L100xx
microcontroller memory and peripherals. The STM32L151xx, STM32L152xx and
STM32L162xx and STM32L100xx value line will be referred to as STM32L1xxxx throughout
the document, unless otherwise specified.
The STM32L1xxxx is a family of microcontrollers with different memory sizes, packages and
peripherals.
For ordering information, mechanical and electrical device characteristics please refer to the
corresponding datasheets.
For information on programming, erasing and protection of the internal non volatile memory
please refer to Section 3: Flash program memory and data EEPROM (FLASH).
For information on the ARM® Cortex®-M3 core, please refer to the Cortex®-M3 Technical
Reference Manual.
2018-09-07
STM32L151x6/8/B-A STM32L152x6/8/B-A
Ultra-low-power platform
Core: ARM® Cortex®-M3 32-bit CPU
Reset and supply management
Clock sources
Pre-programmed bootloader
Development support
Up to 83 fast I/Os (73 I/Os 5V tolerant), all mappable on 16 external interrupt vectors
2018-09-07
ads5500datasheet
• 125 Msps Sample Rate Msps analog-to-digital converter (ADC). To provide a
• High SNR: 71.2 dBFS at 100-MHz fIN complete converter solution, it includes a
• High SFDR: 82 dBc at 100-MHz fIN and internal reference. Designed for applications
• 2.3-VPP Differential Input Voltage demanding the highest speed and highest dynamic
• Internal Voltage Reference performance in little space, the ADS5500 has
• 3.3-V Single-Supply Voltage single-supply voltage. This allows an even higher
• Analog Power Dissipation: 578 mW system integration density. The provided internal
• Serial Programming Interface reference simplifies system design requirements.
• TQFP-64 PowerPAD™ Package
• Recommended Amplifiers:
he ADS5500 is a high-performance, 14-bit, 125high-bandwidth linear sample-and-hold stage
(S&H)excellent power consumption of 578 mW at 3.3-V Parallel CMOS-compatible output ensures
seamlessinterfacing with common logic.OPA695, OPA847, THS3201, THS3202, The ADS5500 is available in a 64-pin TQFP
PowerPAD™ package and in both a commercial and THS4503, THS4509, THS9001 industrial temperature grade device
2018-07-08
stm31f405和stm32f407系列
Core: ARM® 32-bit Cortex®-M4 CPU with FPU,
Adaptive real-time accelerator (ART
Accelerator™) allowing 0-wait state execution
from Flash memory, frequency up to 168 MHz,
memory protection unit, 210 DMIPS/
1.25 DMIPS/MHz (Dhrystone 2.1), and DSP
instructions
2018-07-08
w5500datasheet
The W5500 chip is a Hardwired TCP/IP embedded Ethernet controller that provides
easier Internet connection to embedded systems. W5500 enables users to have the
Internet connectivity in their applications just by using the single chip in which TCP/IP
stack, 10/100 Ethernet MAC and PHY embedded.
WIZnet‘s Hardwired TCP/IP is the market-proven technology that supports TCP, UDP,
IPv4, ICMP, ARP, IGMP, and PPPoE protocols. W5500 embeds the 32Kbyte internal
memory buffer for the Ethernet packet processing. If you use W5500, you can
implement the Ethernet application just by adding the simple socket program. It’s
faster and easier way rather than using any other Embedded Ethernet solution. Users
can use 8 independent hardware sockets simultaneously.
SPI (Serial Peripheral Interface) is provided for easy integration with the external
MCU. The W5500’s SPI supports 80 MHz speed and new efficient SPI protocol for the
high speed network communication. In order to reduce power consumption of the
system, W5500 provides WOL (Wake on LAN) and power down mode.
2018-07-08
stm32f1xx官方库帮助手册
stm32f1xx官方库帮助手册.STM32F10x Standard Peripherals Library .The STM32F10x Standard Peripherals Library is a complete package, consisting of device drivers for all of the standard device peripherals, for STM32 Value line(High, Medium and Low), Connectivity line, XL-, High-, Medium- and Low- Density Devices 32-bit Flash microcontrollers.
This library is a firmware package which contains a collection of routines, data structures and macros covering the features of STM32 peripherals. It includes a description of the device drivers plus a set of examples for each peripheral. The firmware library allows any device to be used in the user application without the need for in-depth study of each peripheral’s specifications.
2016-01-29
空空如也
TA创建的收藏夹 TA关注的收藏夹
TA关注的人