- 博客(0)
- 资源 (6)
- 收藏
- 关注
RSS订阅飞思卡尔的DDR3 pcb布局布线要求
The design guidelines presented in this application note
apply to products that leverage the DDR3 SDRAM IP core,
and they are based on a compilation of internal platforms
designed by Freescale Semiconductor, Inc. The purpose of
these guidelines is to minimize board-related issues across
multiple memory topologies while allowing maximum
flexibility for the board designer
2015-05-26
空空如也
TA创建的收藏夹 TA关注的收藏夹
TA关注的人